

0053989-051101




FIG. 1

146

MCB Address:  
0x0070030

SPR Address: 0x0030

Reset value: 0x00000000

195

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I n t o n l y	Any value															SleepCNT															

FIG. 2A

197

00000000-00000000

200




FIG. 2B





FIG. 3A





**FIG. 4**



520

Instruction	Operands	Operation	ACF
ADD.[SPI][AM].1D	Rte, Rxe, Rye	Rto  Rte ← Rxo  Rxe + Ryo  Rye	Doubleword None
[TF].ADD.[SPI][AM].1D	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].1W	Rt, Rx, Ry	Rt ← Rx + Ry	Word None
[TF].ADD.[SPI][AM].1W	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].2W	Rte, Rxe, Rye	Rto ← Rxo + Ryo Rte ← Rxe + Rye	Dual Words None
[TF].ADD.[SPI][AM].2W	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].2H	Rt, Rx, Ry	Rt.H1 ← Rx.H1 + Ry.H1 Rt.H0 ← Rx.H0 + Ry.H0	Dual Halfwords None
[TF].ADD.[SPI][AM].2H	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].4H	Rte, Rxe, Rye	Rto.H1 ← Rxo.H1 + Ryo.H1 Rto.H0 ← Rxo.H0 + Ryo.H0 Rte.H1 ← Rxe.H1 + Rye.H1 Rte.H0 ← Rxe.H0 + Rye.H0	Quad Halfwords None
[TF].ADD.[SPI][AM].4H	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].4B	Rt, Rx, Ry	Rt.B3 ← Rx.B3 + Ry.B3 Rt.B2 ← Rx.B2 + Ry.B2 Rt.B1 ← Rx.B1 + Ry.B1 Rt.B0 ← Rx.B0 + Ry.B0	Quad Bytes None
[TF].ADD.[SPI][AM].4B	Rt, Rx, Ry	Do operation only if T/F condition is satisfied in F0	None
ADD.[SPI][AM].8B	Rte, Rxe, Rye	Rto.B3 ← Rxo.B3 + Ryo.B3 Rto.B2 ← Rxo.B2 + Ryo.B2 Rto.B1 ← Rxo.B1 + Ryo.B1 Rto.B0 ← Rxo.B0 + Ryo.B0 Rte.B3 ← Rxe.B3 + Rye.B3 Rte.B2 ← Rxe.B2 + Rye.B2 Rte.B1 ← Rxe.B1 + Rye.B1 Rte.B0 ← Rxe.B0 + Rye.B0	Octal Bytes None
[TF].ADD.[SPI][AM].8B	Rte, Rxe, Rye	Do operation only if T/F condition is satisfied in F0	None

**FIG. 5B**



MPYA - Multiply Accumulate

Encoding

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Group	S/P	Unit	MA	Upcode	Rte	0	Rx	Ry	CE3	MPack																					

FIG. 6A

620

Syntax/Operation

Instruction	Operands	Operation	ACF
MPYA.[SP]M.1[SU]W	Rte, Rx, Ry	Do operation below but do not affect ACFs	Word
MPYA[CNVZ].[SP]M.1[SU]W	Rte, Rx, Ry	Rto[Rte ← Rto]Rte + (Rx * Ry)	None
[TF].MPYA.[SP]M.1[SU]W	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in ACFs	F0
MPYA.[SP]M.2[SU]H	Rte, Rx, Ry	Do operation below but do not affect ACFs	Dual Halfwords
MPYA[CNVZ].[SP]M.2[SU]H	Rte, Rx, Ry	Rto ← Rto + (Rx.H1 * Ry.H1) Rte ← Rte + (Rx.H0 * Ry.H0)	None
[TF].MPYA.[SP]M.2[SU]H	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in ACFs	F1
MPYA.[SP]M.4[SU]B	Rte, Rx, Ry	Do operation below but do not affect ACFs	Quad Bytes
MPYA[CNVZ].[SP]M.4[SU]B	Rte, Rx, Ry	Rto.H1 ← Rto.H1 + (Rx.B3 * Ry.B3) Rto.H0 ← Rto.H0 + (Rx.B2 * Ry.B2) Rte.H1 ← Rte.H1 + (Rx.B1 * Ry.B1) Rte.H0 ← Rte.H0 + (Rx.B0 * Ry.B0)	None
[TF].MPYA.[SP]M.4[SU]B	Rte, Rx, Ry	Do operation only if T/F condition is satisfied in F0	F3 F2 F1 F0

FIG. 6B

Arithmetic Scalar Flags Affected (on least significant operation)

C = Not affected  
N = MSB of result  
V = Not affected  
Z = 1 if result is zero, 0 otherwise  
Cycles: 2

Arithmetic Execution Unit

00 = ALU  
01 = MAU  
10 = DSU  
11 = Reserved

Instruction Group

00 = Reserved  
01 = Flow Control  
10 = Load/Store (LU, SU)  
11 = Arithmetic/Logical (ALU, MAU, DSU)

b<sub>25</sub> b<sub>27</sub>

b<sub>31</sub> b<sub>30</sub>

FIG. 6C

Mpack - Multiply Data Packing

000 = Reserved  
001 = 2 Halfwords (2H)  
010 = 1 Word (1W)  
011 = Reserved  
100 = Reserved  
101 = 4 Halfwords (4H) for MPYH and MPYL  
110 = Reserved  
111 = Reserved

b<sub>2</sub> b<sub>3</sub> b<sub>0</sub>

SP/PE Select

0 = SP  
1 = PE




FIG. 7A




FIG. 7B

Received 32-bit XV2 Instruction

FIG. 8

31	30	29	28	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
S				XV2				UAF				RFI				V <sub>h</sub>				DOFS				MOFS				DOFS			
Group/P				opcode																											

IR1

810

808

806

804

802

DOFS Compare

MOFS Compare

AOFS Compare

LOFS Compare

SOFS Compare

V0 register  
V1 register

812

Increment Path

Increment Path

Increment Path

Increment Path

Increment Path

PreDecode And RFI controls

DSU Instructions

MAU Instructions

ALU Instructions

Load Unit Instructions

Store Unit Instructions

SIW Bypass Path

XVc1

RFI Control Signals

IR2MUX1

D-IR2

M-IR2

A-IR2

L-IR2

S-IR2

DSU Decode  
DSU Execute

MAU Decode  
MAU Execute

ALU Decode  
ALU Execute

Load Unit Decode  
Load Unit Execute

Store Unit Decode  
Store Unit Execute

FIG. 8